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Abstract -- — Silicon Carbide (SiC) devices are becoming 
increasingly available on the market due to the mature stage of 
development fact of their manufacturing process. Their 
numerous advantages compared to silicon (Si) devices, such as, 
for example, higher blocking capability, lower conduction 
voltage drop and faster transitions make them more suitable for 
high-power and high-frequency converters.  
The aim of this paper is to study the switching behavior of 
the two most-widely studied configurations of SiC devices in the 
literature: the normally-on SiC JFET and the cascode using a 
normally-on SiC JFET and a low-voltage Si MOSFET. A 
detailed comparison of the turn-on and turn-off losses of both 
configurations is provided and the results are verified against 
experimental efficiency results obtained in a boost converter 
operating in both Continuous Conduction Mode (CCM) and 
Discontinuous Conduction Mode (DCM). Furthermore, special 
attention will be paid to the switching behavior of the cascode 
configuration, analyzing the effect of its low-voltage Si 
MOSFET and comparing different devices. The study carried 
out will confirm that the overall switching losses of the JFET 
are lower, making it more suitable for operating in CCM in 
terms of the overall converter efficiency. However, the lower 
turn-off losses of the cascode show this device to be more 
suitable for DCM when ZVS is achieved at the turn-on of the 
main switch. Finally, all the theoretical results have been 
verified in an experimental 600W boost converter. 
 
Index Terms— Cascode configuration, High frequency 
converters, High efficiency converters, SiC JFET, Switching 
performance. 
I.   INTRODUCTION 
Silicon Carbide (SiC) devices have taken on greater 
relevance in the last few years due to the advanced stage of their 
technological development and their subsequent appearance on 
the market. The advantages of these devices with respect to their 
Silicon (Si) counterparts may be summarized in terms of their 
higher electrical breakdown field (eight times higher) and 
thermal conductivity (three times higher) [1-3]. These benefits 
derive in higher voltage block capability, faster switching 
transitions, a lower on-state voltage drop and lower thermal 
resistance, all of which make SiC devices suitable for high-
power and high-frequency converters.  
Although SiC diodes have been commercially available for a 
long time and are hence commonly used in Switching Mode 
Power Supplies (SMPS), the introduction of SiC transistors on 
the market is much more recent, not being so widespread in 
power electronics applications. There are currently a number of 
different SiC transistor configurations, such as MOSFETs, 
JFETs (normally-on and normally-off) and cascodes, although 
the most widespread configurations in the literature are the 
normally-on JFET and the cascode on account of their good 
performance. The main disadvantage of the former (i.e. JFET) is 
the need to implement new drivers [4-6] which supply negative 
voltages in order to turn off the device properly. Moreover, due 
to the normally-on feature of these devices, some solutions have 
to be included when replacing Si transistors (e.g. start-up 
circuitry, protections, etc.) [7-9]. With the cascode 
configuration, however, it is possible to turn a normally-on 
device like the JFET into a normally-off one by means of 
adding a low-voltage Si MOSFET. The price to pay is an 
increase in the on-resistance. 
The cascode configuration is well known and has been used 
and studied in depth [10-14] for some time now, although its use 
has not been so widespread. However, the appearance of the 
new SiC devices has led to renewed use of this configuration 
due to the fact that it enables the speed of SiC devices to be 
exploited while maintaining a typical commercial driver to 
control the switch. In this respect, the study of the switching 
process in the SiC JFET/ Si MOSFET cascode configuration is 
an interesting topic in the world of SMPS aimed at making the 
most of this configuration. Several related papers have presented 
simulations and analyses of practical results in both transitions 
(i.e. turn-on and turn-off) in the switching process of the 
cascode [11] and [15]. However, a comparative study of both 
transitions between the SiC JFET and the SiC JFET/Si 
MOSFET cascode could introduce a new perspective as to 
which solution is more appropriate depending on the conditions 
under which the converter operates. 
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Digital Object Identifier: 
 The aim of this paper is to present a comparison in terms of 
the switching performance of the normally-on JFET and the 
cascode configuration, made up of a normally-on JFET and a 
low-voltage Si MOSFET. First, a theoretical analysis of the 
cascode configuration in both switching transitions is presented, 
putting forward a model which defines all the voltage and 
current waveforms of the cascode from a circuitry analysis in 
the time domain. This model is complemented by a detailed 
explanation of the switching process, showing both the key 
conclusions to be drawn regarding it and the difference with the 
switching process of a normally-on JFET. The theoretical results 
and conclusions are subsequently verified experimentally in 
three ways: via the obtained time domain waveforms, by means 
of the switching losses determined from the experimental 
waveforms, and in terms of the efficiency of the converter. 
Furthermore, in the case of the cascode, two different options 
are assessed changing the low-voltage MOSFET as reported in 
[11]. In this case, a corroboration of the main benefits and 
drawbacks of the choice of the low-voltage MOSFET in the 
overall switching behavior are presented in this paper in terms 
of the proposed model, the experimental waveforms and 
efficiency measurements. 
The boost converter was selected to carry out the 
experimental comparison between the two chosen 
configurations. The reason for choosing this converter is mainly 
its simplicity and the minimum number of elements that it 
comprises, reducing the influence of other elements in the 
converter on the switching process under study. A SiC diode 
was used as the output rectifier of the boost converter in order to 
reduce the reverse recovery current of this element and achieve 
fast switching transitions. To verify the conclusions drawn from 
the theoretical analysis, several tests were carried out with the 
converter operating in Continuous Conduction Mode (CCM) 
and Discontinuous Conduction Mode (DCM) at 600 W output 
power. 
The paper is organized as follows in line with the 
aforementioned research plan. Section II presents the theoretical 
analysis of the cascode configuration in both switching 
transitions, highlighting the main differences with respect to 
traditional normally-on JFET transitions. Section III describes 
the performance of the two configurations under test in a boost 
converter operating in CCM. The section is divided into four 
subsections related to the converter specifications and its 
components, the time domain waveforms, the switching 
energies of the different configurations and the efficiency 
results. Section IV provides the same analysis as Section III, but 
with the converter operating in DCM in order to highlight the 
advantages of the cascode configuration compared to the 
normally-on JFET. Finally, Section V.   presents the conclusions 
of the paper. 
II.   SWITCHING ANALYSIS OF THE SIC JFET/SI MOSFET 
CASCODE CONFIGURATION 
The main aim of this section is to analyze the turn-on and 
turn-off switching transitions of the SiC JFET/Si MOSFET 
cascode configuration. The second objective is to highlight 
the differences with respect to normally-on JFET switching 
transitions. For this purpose, a theoretical model based on 
equivalent circuits for the turn-on and turn-off transitions will 
be presented. Moreover, the conclusions of this theoretical 
analysis will show the benefits and drawbacks of the choice 
of the low-voltage MOSFET in terms of its main features. 
A.   Switching behavior at turn-on 
Figure 1 shows the turn-on waveforms of the cascode 
configuration over an inductive load circuit. All the 
transitions of these waveforms in each interval will be 
properly explained over the equivalent circuit shown in Fig 2. 
As some of these transitions are well known, the explanation 
will be descriptive. However, there are key transitions during 
the turn-on of the cascode configuration which define 
different behaviors compared to the normally-on JFET which 
will be explained in detail. 
    1)   Interval [t1, t2] 
Prior to t1, the output voltage of the driver is zero, the low-
voltage MOSFET is off and its drain-to-source voltage (vdsm) 
is defined by the leakage drain current that the JFET allows 
(Vi). Moreover, this voltage is applied between the gate and 
the source of the JFET (vgsJ=-vdsm), and thus the JFET is also 
Fig. 1: Main waveforms of the turn-on transition of the cascode configuration. 
 off due to the fact that vgsJ is lower than the pinch-off voltage 
of the normally-on JFET (Vpo). At t1, the output voltage of 
the driver rises to its high level value. At this point, the gate-
to-source voltage of the MOSFET (vgsm) is known to increase 
as shown Fig. 1. In the real world, the evolution of vgsm will 
be an exponential waveform due to the gate resistance of the 
MOSFET. This transition is completed at t2 when the 
threshold voltage of the MOSFET (Vth) is reached. 
    2)   Interval [t2, t3] 
From t2, the current through the drain of the MOSFET 
(idm) increases due to the fact that vgsm is greater than its 
threshold voltage (i.e. idm=gm(vgsm-Vth), where gm is the 
trasconductance of the MOSFET). However, the JFET is still 
off and no current flows from the inductor through the 
cascode configuration (idJ=0, where idJ is the drain current of 
the JFET). The drain current of the MOSFET discharges its 
drain-to-source capacitance (Cdsm), so vdsm decreases and 
therefore vgsJ increases until Vpo. During this interval, a 
“small” Miller effect occurs due to the gate-to-drain 
capacitance of the MOSFET (Cgdm) and is highlighted in vgsm 
(Fig. 1). Bearing in mind the above considerations, the 
proposed equivalent circuit to study this interval is shown in 
Fig. 3a. As can be seen, the driver source has been modeled 
as a current source due to the fact that a Miller effect occurs 
and constant current (I) is injected through the gate of the 
MOSFET. As idJ is zero, the current source which models the 
current channel of JFET is eliminated (i.e. gJ(vgsJ-Vpo) current 
source of Fig. 2b is eliminated). 
In order to analyze the evolution of the vgsm voltage, the 
equivalent circuit in Fig. 3b can be obtained from the circuit 
in Fig. 3a. As can be seen, a RC circuit performs of the 
fuction of vgsm, where: 
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Likewise, analyzing the evolution of the vdsm voltage in 
the circuit in Fig. 3a, we obtain the simplified circuit in Fig. 
3c, where: 
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Figure 4a shows the evolution of vgsm for different driver 
currents in line with the aforementioned circuit (Fig. 3b) with 
 
                                       (a)                                                                                                                                        (b)  
 
Fig. 2. a) Inductive switching circuit; b) Proposed equivalent circuit to analyze the turn-on transition of a cascode configuration. 
 
(a) 
 
 
(b)                                                                   (c) 
 
Fig 3. a) Equivalent circuit during the interval [t2, t3]. b) Equivalent circuit to 
calculate vgsm during the interval [t2, t3]. c) Equivalent circuit to calculate vdsm 
during the interval [t2, t3]. 
 data from a real SiC JFET (SJDP120R085) as well as from a 
real Si low-voltage MOSFET (IRF7455). In this case, the 
transconductance of the MOSFET has been parameterized 
from the datasheet. The main data from both devices is 
summarized in Table I. As can be seen in Fig. 4a, a Miller 
effect occurs in this transition, as previously deduced. 
However, the time spent in this transition is defined by the 
decrease of vdsm until reaching Vpo (this voltage decrease is 
more or less between 10 V to 15 V). Figure 4b shows the 
evolution of vdsm. The discharge of Ceq2 due to the action of 
Ieq1 defines a [t2, t3] interval of between 1 ns and 3 ns. The 
actual evolution of vgsm is thus shown in Fig. 4c. In fact, a 
Miller effect occurs during this interval. However, as the 
interval is so short, the effect is almost unappreciable in the 
evolution of vgsm (Fig. 1). 
At this point, a comparison with a normally-on JFET must 
be established, as it is known that the Miller effect is 
appreciable at its gate-to-source voltage. It is well known that 
the interval of duration of the Miller plateau is defined by the 
discharge of the drain-to-source parasitic capacitance due to 
the action of the driver discharging the Miller capacitance. 
Therefore, the time taken by the driver to discharge the 
Miller capacitance to zero is greater because its initial voltage 
is much higher (in the proposed case, it is a hundredth of a 
volt).The Miller effect is accordingly appreciable at the gate-
to-source voltage of a JFET operating alone (not in the 
cascode configuration). 
Returning to the cascode configuration, it should be noted 
that there is no coexistence between the drain-to-source 
voltage in the JFET (vdsJ) and idJ in this interval. This 
contrasts with the transition in the case of the JFET operating 
alone, during which the Miller effect occurs (i.e. in the case 
of the JFET, this interval defines a high level of turn-on 
power losses due to the coexistence of voltage and current at 
its output). In the case of the cascode configuration, however, 
power is dissipated when the Cdsm is discharged through the 
MOSFET channel. It should be noted that these power losses 
are lower than those introduced during subsequent intervals 
of the turn-on. It is obvious that the shorter this interval, the 
lower the losses will be. Taking into account (4) and (5), 
when chosinng the low-voltage MOSFET, gm should be as 
high as possible and all the capacitances of the power 
MOSFET should be as low as possible. A sensitivity analysis 
of Ceq2 was carried out varying each MOSFET capacitance 
from the values expressed in Table I (from 0.5C to 2C, C 
being the value of the chosen capacitance, the remaining 
capacitances being kept constant). The results of this study 
highlight the influence of Cdsm on Ceq2. Finally, Figure 4d 
shows the evolution of vgsm (during the interval [t2, t3]) 
choosing an actual low-voltage MOSFET (MTB75N03, see 
Table 1) with higher parasitic capacitances. As can be seen, 
the choice of a low-voltage MOSFET with higher parasitic 
capacitances extends this interval in comparison with Fig. 4c.  
    3)   Interval [t3, t4] 
The gate-to-source voltage of the MOSFET increases again 
due to the driver current through the gate resistor as an 
exponential waveform. Furthermore, vgsJ increases above Vpo in 
this case, while Cdsm is fully discharged. At this point, as the 
current begins to flow through the JFET, idJ increases (Fig. 1). 
The channel of the MOSFET was created at t2, whereas the 
channel of the JFET is starting to be created at the beginning of 
this interval. It therefore seems evident that vgsJ and the 
transconductance of the JFET (gJ) control the start-up process 
of the current through the cascode configuration due to the fact 
that gJ(vgsJ-Vpo) << gm(vgsm-Vth) during this interval. In other 
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Fig 4. a) Evolution of vgsm defining a Miller plateau with data from real 
components (SJDP120R085/IRF7455). b) Evolution of vdsm with data from 
real components (SJDP120R085/IRF7455). c) Actual evolution of vgsm with 
data from real components (SJDP120R085/IRF7455). d) Actual evolution of 
vgsm with data from real components (SJDP120R085/MTB75N03). 
TABLE I. MOST RELEVANT FEATURES OF SJDP120R085, IRF7455 AND MTB75N03 
 Normally-On SiC 
JFET (SJDP120R085) 
Low-voltage Si 
MOSFET (IRF7455) 
Low-voltage Si 
MOSFET (MTB75N03) 
Manufacturer SemiSouth International Rectifier Motorola 
Vdsbreakdown (V) 1200 30 25 
Idmax (A) 27 15 75 
RDSon_max (mΩ) 85 7.5 9 
VGS_max/Vth (V)/ Vpo(V) +15, -15 / -5 +12, -12 / 2 +15, -15 / 2 
g(S) 10 44 32 
Ciss (pF) 
Coss (pF) 
Crss (pF) 
255 
80 
80 
VDS=100 V 
f=1 MHz 
 
3480 
870 
100 
VDS=25 V 
f=1 MHz 
 
4025 
1353 
307 
@ 
VDS=25 V 
f=1 MHz  
 words, the level of idJ that the JFET can manage for high values 
of vdsJ is much lower than the current that the MOSFET can 
manage when vdsm is close to zero. For the reasons outlined 
previously, the transconductance of the low voltage MOSFET 
has no effect on the coexistence between idJ and vdsJ in this 
interval in terms of power losses. However, Cdsm is not fully 
discharged at the beginning of this interval, but is subsequently 
fully discharged during this interval (Fig. 1) from Vpo to zero. 
Higher Cdsm values therefore prolong the time it takes to fully 
discharge and hence introduce higher power losses, a fact 
which is important when choosing the low-voltage MOSFET. 
It should also be remembered that the parasitic capacitances of 
the MOSFET at low voltages are higher than at high voltage 
levels, accentuating this effect. 
    4)   Interval [t4, t5] 
At the beginning of this interval, both the JFET and the 
MOSFET manage the inductor current IL. Furthermore, vdsm 
is almost zero. The equivalent circuit of this interval is shown 
in Fig. 5. During this interval, vgsm increases as an 
exponential waveform and vdsJ decreases linearly. As can be 
seen, the effect of the JFET does not affect the behavior of 
the MOSFET and vice versa, due to the fact that vdsm is 
almost zero and it behaves as a resistor. Therefore, the input 
to the cascode (i.e. vgsm) and the output from the cascode (i.e. 
vdsJ) can be independently analyzed as shown in the 
equivalent circuits in Fig. 5b and Fig. 5c, where: 
 
gsmgdm3eq CCC += ,                                                             (7) 
 
poJL2eq VgII += ,                                                                 (8) 
 
dsJgdJ4eq CCC += .                                                                 (9) 
 
In this interval, CdsJ is discharged by the action of the 
gJ(vgdJ-Vpo) current source (see Fig. 5; in this analysis, 
Vpo<0). Thus, the MOSFET and its driver do not affect the 
discharge of CdsJ. Therefore, the choice of the low-voltage 
MOSFET and its driver does not affect the losses 
corresponding to this interval. However, the evolution of vgsm 
determines the on-resistance of the power MOSFET (Rdsm_on), 
and hence the conduction losses. Therefore, when chossing 
the low-voltage MOSFET, Cgsm should be as low as possible 
and the diver current (I) as high as possible. 
At this point, it should be stated that the discharge of CdsJ 
in the case of a normally-on JFET working alone (without a 
MOSFET in cascode configuration) is different to that 
described previously for the reason that it depends on the 
driver current and the Miller capacitance. Thus, the 
coexistence of vdsJ and idJ strongly depends on the driver 
current (I) and the Miller capacitance in this case. 
    5)   Interval [t5, t6] 
Once vdsJ has reached zero, vgsm increases in order to 
reduce Rdsm_on (Fig. 1). 
B.    Switching behavior at turn-off 
The turn-off process of the cascode configuration will 
now be studied following the same procedure described 
previously for the turn-on. Figure 6 shows the turn-off 
waveforms of the cascode over an inductive load circuit. All 
the transitions of the waveforms in each interval will be 
properly explained over the equivalent circuit shown in Fig 
2b. 
    1)   Interval [t1,t2] 
Prior to t1, the output voltage of the driver is at its 
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(b)                                                                   (c) 
 
Fig 5. a) Equivalent circuit during the interval [t4,t5]. b) Equivalent circuit to 
calculate vgsm during the interval [t4,t5]. c) Equivalent circuit to calculate vdsJ 
during the interval [t4,t5]. 
Fig. 6. Main waveforms of the turn-off transition of the cascode configuration.. 
 maximum value and the low-voltage MOSFET is on; so vdsm 
is zero. This voltage is applied between the gate and the 
source of the JFET (vgdJ=-vdsm). Therefore, the JFET is also 
on due to the fact that vgsJ is higher than Vpo (e.g. vgsJ≈0, 
while Vpo=-5 V). This interval starts at t1, when vgsm 
decreases, and ends at t2, when vgsm reaches the value IL/gm 
(Fig. 6). 
    2)   Interval [t2,t3] 
From t2 on, the MOSFET is being turned-off and therefore 
vdsm begins to increase due to the action of the inductor 
current (IL) which is flowing through the JFET charging Cdsm. 
Note that the vdsm level is very low in this interval. The value 
of Cdsm at this vdsm level (remember Cdsm decreases as its 
voltage increases) is very high in comparison to its value at 
higher vdsm levels. A dead time thus appears between the 
decrease of vgsm and the increase of vdsm. Furthermore, vgsm 
reaches zero during this interval. 
In this interval, coexistence appears between IL and vdsm in 
the output of the low-voltage MOSFET. The dead time is 
defined by the Cdsm charge. As Cgsm is high, the charge 
process is slow. Therefore, low Cgsm at low voltages should 
be chosen in order to decrease the power losses in this 
transition when chossing the low-voltage MOSFET 
Moreover, vdsm is applied between the gate and the source 
of the JFET (vgsJ=-vdsm) and this interval ends when vgsJ 
decreases until Vpo. Note that this transition does not appear 
in the turn-off of a normally-on JFET used alone.  
    3)   Interval [t3, t4] 
At the beginning of this interval, vdsm continues to increase 
and is clamped to a voltage defined by the leakage current of 
the JFET when it is off (Vi). Note that this transition is very 
short due to the fact that the Cdsm values at this vdsm level are 
much lower than in the previous interval. In this case, the 
same considerations regarding Cdsm as in the previous interval 
cannot be taken into account from the point of view of power 
losses because there is no coexistence of voltage and current 
at the output of the MOSFET due to the fact that vgsm<Vth. 
Furthermore, at the beginning of this interval, both the 
JFET and the diode are off. The equivalent circuit of this 
interval is shown in Fig. 7. In this case, a current divider is 
created between the JFET capacitances (CdsJ and CgdJ) and the 
Schottky diode capacitance (Cd), as shown Fig.7b. At this 
point, a step in idJ should take place because the current (IL) 
must not only charge CdsJ and CgdJ, but also discharge Cd 
(Fig. 6). In the real world, however, parasitic impedances 
(inductances and capacitances between the source of the 
MOSFET and the ground of the circuit) cause a softer 
transition, as shown in Fig. 6, in the evolution of idJ (dotted 
line). 
The end of this interval is defined by both the total 
discharge of Cd and the total charge of (Cdsm+Cdsm), as shown 
in Fig. 6 (which is equivalent to the charge of both Cdsm+Cdsm 
and the discharge of Cd). This interval is defined by the 
coexistence of idJ and vdsJ in the turn-off transition. 
Note that this effect (i.e. the current divider with Cd) will 
be due to the fact that a Schottky diode is used in the circuit 
as a freewheeling diode. This effect may also appear in the 
turn-off transition of a JFET working alone. 
    4)   Interval [t4,t5] 
In this interval, the diode is on and IL is completely 
conducted by the diode just at the end of this interval (Fig. 6). 
III.   CONTINUOUS CONDUCTION MODE OPERATION 
The purpose of this section is to analyze both switching 
transitions for the single JFET and the cascode configuration 
experimentally and compare the previously presented 
switching model of the cascode configuration with the well-
known model corresponding to the JFET working alone. To 
achieve this goal, a boost converter operating in CCM was 
tested. It should be noted that this mode of operation 
generates losses in both transitions and hence information on 
the switching process in both turn-on and turn-off is 
available. In the case of the cascode configuration, two 
different low-voltage Si MOSFETs with different parasitic 
capacitances were tested to test all the key points regarding 
the influence of the MOSFET features on the model 
previously developed for the cascode configuration. 
A.   Converter specifications and components. 
As described previously, the converter chosen to carry out 
the comparison in switching behavior between the different 
configurations was the boost converter. Several features, 
such as the simplicity and the low number of components of 
this converter, make it a good solution for comparing the 
devices under test. The schematic design of the boost 
converter is presented in Fig. 8. 
The converter operates at an input voltage of 150 Vdc and 
an output voltage of 400 Vdc. The chosen output power for 
this analysis was 600 W and, as the main goal was to study 
both switching transitions of the main switch, CCM was 
chosen initially. The switching frequencies in this conduction 
mode ranged from 100 kHz to 200 kHz in order to keep the 
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Fig 7. a) Equivalent circuit during the interval [t3, t4]. b) Equivalent circuit to 
calculate vdsJ during the interval [t3, t4]. 
 switching losses below a reasonable value, as the switching 
losses would become unmanageable at higher frequencies, 
bearing in mind that forced cooling was not used in this 
prototype. 
The output rectifier of the boost converter is a SiC-
Schottky diode with a maximum breakdown voltage of 600 V 
(Table II). The reason for choosing this diode was to avoid 
the high reverse recovery current of a Si diode that would 
excessively influence the turn-on losses of the main switch, 
which is the device under test. Although the SiC diode also 
has some reverse recovery losses, the peak value and the time 
during which the negative current of this diode exists are 
much lower than in the case of an ultrafast Si diode. 
The devices under test were a 1200 V normally-on SiC 
JFET and the cascode, composed of the aforementioned SiC 
JFET and a low-voltage Si MOSFET connected as shown in 
Fig. 2a and Fig. 8. In both cases, the devices act as the main 
switches of the boost converter. The most important features 
of the devices used in the converter (including the two 
different low-voltage MOSFETs for the cascode 
configuration) are listed in Table I. 
In the case of the cascode configuration, a commercial 
driver was used to switch the device due to the fact that the 
controlled device is a standard low-voltage MOSFET. 
However, the normally-on feature of the SiC JFET means 
that it is necessary to implement a new driver to control this 
device properly. This new driver has to be able to supply -15 
V to turn off the device and a voltage of between 0 and 2 V 
during the on-state (values directly recommended by the 
manufacturer). The reason for applying 2 V instead of 0 V to 
turn on the JFET is to improve the on-resistance of this 
device, thereby slightly reducing conduction losses. Taking 
all these considerations into account, a new driver was 
developed for the SiC JFET as can be seen in [16]. Note that 
this driver’s capability to supply current is provided by an IC 
EL7156 manufactured by INTERSIL® (i.e. 3.5 A peak). 
Finally, the boost converter inductor for this conduction 
mode was designed to have a peak-to-peak current ripple of 
20% of the mean value of the current. In the case of a 
switching frequency of 100 kHz, an inductance of 1.1 mH 
was chosen. The same inductor was used for the switching 
frequency of 200 kHz, reducing the current ripple to only 10 
% of its mean value. The inductors were optimized to have 
the minimum losses, thereby avoiding their influence on the 
analysis of switching losses in terms of the efficiency of the 
converter, as will be described below. 
Figure 9 shows the inductor current (iL), the gate-source 
 
 
Fig. 8. Schematic design of the boost converter. 
 
TABLE II. MOST RELEVANT FEATURES OF C3D10060A 
 SiC Schottky diode 
(C3D10060A) 
Manufacturer Cree 
Vbreakdown (V) 600 
Imax (A) 10 
Vforward (V) 2.4 
Cd (pF) 
 
VR= 0 V, TJ= 25 ºC, f = 1 MHz 
VR= 200 V, TJ= 25 ºC, f = 1 MHz 
VR= 400 V, TJ= 25 ºC, f = 1 MHz 
 
 
480 
50 
42 
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                                                                (b) 
 
Fig. 9. Main waveforms of the boost converter at 200 kHz, 600 W and CCM 
for: a) IRF7455 cascode, and b) JFET. 
 voltage and the output voltage of the main switch of the boost 
converter operating in CCM at a frequency of 200 kHz for 
the cascode with the IRF7455 and the single JFET. The 
waveforms for the cascode with the MTB75N03 are very 
similar to the configuration with the IRF7455. The duty cycle 
under these conditions to boost the voltage from 150 V at the 
input to 400 V at the output was d = 0.625. 
B.   Switching behavior. 
In order to verify the proposed analysis for the cascode 
configuration (Section II) and to determine the differences in 
the switching process between the single JFET and the 
cascode configuration, the boost converter operates initially 
in CCM with hard switching conditions at a frequency of 100 
kHz. Thus, neither turn-on nor turn-off losses can be 
neglected. The switching losses are calculated from the 
waveform data of the drain current of the transistors and their 
drain-source voltage obtained using an oscilloscope (Fig. 10, 
Fig. 11, Fig. 12 and Fig. 13). 
Figure 10a shows the drain current, the gate-source 
voltage and the output voltage of the SJDP120R085/IRF7455 
cascode. The drain to source voltage of the low-voltage 
MOSFET was also measured. Figure 10b shows the same 
waveforms for the SJDP120R085/MTB75N03 cascode. The 
waveforms for both cascodes are very similar. Furthermore, 
all the transitions described in the previous study are 
highlighted on the plots (in white). As can be seen, the 
experimental results match the proposed intervals of the turn-
on: the charge of vgsm [t1, t2], the “small” Miller effect with 
the vdsm discharge [t2, t3], the increase of idJ [t3, t4] and the 
decrease of vdsJ [t4, t5]. 
However, some real effects appear in the waveforms 
which have not been previously explained. For example, in 
the interval [t3, t4], the decrease of vgdm is reflected in vdsJ. 
This is due to the parasitic inductance in the connection 
between the cascode drain and the anode of the Schottky 
diode. Moreover, some ringing is appreciated in real 
waveforms, which was neglected in the theoretical analysis. 
Figure 11 shows the same waveforms for the turn-on of 
the SJDP120R085 JFET when working alone. As previously 
stated, the switching transition is different. In this case, a Miller 
plateau appears in vgsJ when the drain-to-source voltage of the 
JFET decreases to zero. Furthermore, the time of this interval is 
defined by the CgsJ and the driver current. 
The experimental results of the turn-off are presented 
next. Figure 12a shows the drain current, the gate-source 
voltage and the output voltage of the SJDP120R085/IRF7455 
cascode. In this case, the drain-to-source voltage of the 
MOSFET was also measured. Figure 12b shows the same 
waveforms for the SJDP120R085/MTB75N03 cascode. All 
the transitions described in the previous study are highlighted 
on the plots (in white). As can be seen, the experimental 
results match the proposed intervals of the turn-off: the 
decrease of vgsm [t1, t2], the discharge of Cdsm which 
introduces a delay [t2, t3], the decrease of idJ and the increase 
of vdsm imposed by the current divisor formed by Cd and CdsJ 
[t3, t4] and the current passing through the diode [t4, t5]. As in 
the case of the turn-on, the experimental results match the 
proposed intervals defined in the theoretical analysis of the 
turn-off. In this case, the waveforms for both cascodes are 
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Fig.10. a) Experimental results of the turn-on transition of the 
SJDP120R085/IRF7544 cascode. b) Experimental results of the turn-on 
transition of the SJDP120R085/MTB75N03 cascode. 
 
 
Fig. 11. Experimental results of the turn-on transition of the SJDP120R085 
JFET. 
 different due to the delay imposed by the Cdsm capacitance 
(i.e. CdsmIRF7544 < Cdsm MTB75N03) in the interval [t2, t3]. 
Furthermore, the effect of the parasitic inductance between 
the source of the MOSFET and ground of the setup can be 
seen in idJ. 
In this case, some real effects also appear due to parasitic 
inductances in the experimental results. Some kind of Miller 
effect appears in vgsm due to parasitic inductance between the 
source of the MOSFET and the ground of the setup when 
vdsm starts to increase (the interval [t1-t2]). 
Figure 13 shows the same waveforms for the turn-off of 
the SJDP120R085 JFET. No delay appears due to Cdsm. In 
other words, when vgsJ reaches Vpo, vdsJ then begins to 
decrease with no major delay due to the Cdsm of the low-
voltage MOSFET. In this case, a Miller plateau appears when 
vdsJ decreases. Finally, the coexistence of idJ and vdsJ 
determines the power losses of the turn-off transition in the 
JFET and the energy stored mainly in CdsJ and CdgJ. As can be 
seen, the coexistence of vdsJ and idJ is more or less similar to 
that of the cascodes 
C.   Switching energies. 
The switching energies of both transitions were calculated 
from the experimental data of the waveforms shown in Fig. 
10, Fig. 11, Fig. 12 and Fig. 13 by multiplying of idJ by vdsJ 
and integrating the result. This process is carried out using 
MATLAB® in order to increase the accuracy obtained on the 
oscilloscope. To carry out the measurements, the probes were 
previously calibrated to avoid possible delays between them 
and errors in gain, thus increasing precision. The 
experimental setup does allow characterization of the devices 
under test in terms of providing a precise value of the 
switching losses, although it is perfectly valid to compare the 
different devices. Furthermore, the purpose of this paper is 
not to provide a precise model for obtaining these losses, but 
to estimate the differences in the switching process of the two 
SiC-based solutions. 
Figure 14 shows the instantaneous switching power and 
the switching energies for the three tested devices (i.e. single 
JFET, IRF7455 cascode and MTB75N03 cascode) at a 
switching frequency of 100 kHz and an output power of 600 
W. From this figure, the difference between the switching 
energies (total area of the depicted instantaneous power 
represented in Fig. 14c) in the turn-off of the JFET and the 
cascode with two different low-voltage MOSFETs can be 
seen to be almost imperceptible. There is, however, a marked 
variation in the turn-on energy between these three set-ups, 
the JFET being seen to be the main switch that performs best 
in this transition. This is because the driver used (i.e. an IC 
EL7156 from INTERSIL®; 3.5 A peak) discharges the Miller 
capacitance of the JFET faster than the product of gm and 
(vgsm-Vth) which defines the same discharge in the cascode 
configuration. Obviously, the behavior of the cascode is 
markedly worse when a low-voltage MOSFET with both 
higher parasitic capacitances and lower gm is used in [t2, t3] 
and [t4, t5], as was deduced in the theoretical analysis. 
However, this effect is only noticeable in the turn-on process 
at this switching frequency.  
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Fig. 12. a) Experimental results of the turn-off transition of the 
SJDP120R085/IRF7544 cascode. b) Experimental results of the turn-off 
transition of the SJDP120R085/MTB75N03 cascode. 
 
 
Fig. 13. Experimental results of the turn-off transition of the SJDP120R085 
JFET. 
 The same waveforms, though with the converter operating 
at a switching frequency of 200 kHz in this case, are shown 
in Fig. 15. These waveforms are similar to those in Fig. 14, 
although some slight differences can be noted. For example, 
real differences can be seen in the detail of the instantaneous 
power at turn-off (Fig. 15b) between the different devices 
under test. This is more noticeable in the chart in Fig. 15c, 
where the cascode configuration has a lower turn-off energy 
than the single JFET. The conclusions drawn from the turn-
on energies are the same as in the case in which the converter 
operates at a switching frequency of 100 kHz and verify that 
the turn-off transition of the cascode configuration is better 
than that of the JFET configuration. Furthermore, the effect 
of the Cdsm delay appears in the cascode configuration energy 
results, making the transition of the 
SJDP120R085/MTB75N03 cascode worse due to its greater 
Cdsm. 
D.   Efficiency results. 
This subsection presents the efficiency results of the boost 
converter operating in CCM at 600 W for the aforementioned 
configurations (i.e. IRF7455 cascode, MTB75N03 cascode 
and single JFET). Furthermore, a number of conclusions are 
drawn from these results making certain simplifications that 
will be explained below. These conclusions will allow us to 
verify the theoretical analysis of the switching transitions for 
both single JFET and cascode configuration. 
As stated in subsection A.  , all the components of the 
boost converter are the same for the different configurations 
under test, with the exception of the main switch. As the 
output power is also the same, the capacitor losses, inductor 
losses and output diode losses can be considered equal. 
Moreover, the Rdsm of the two low-voltage MOSFETs used in 
the cascode configuration is ten times smaller than that of the 
JFET (Table I). This difference in the Rdsm between the 
cascode and the JFET working alone yields a theoretical 
variation of 0.08 W in the conduction losses for a power of 
600 W, allowing us to consider losses of this type as 
constant. Having made these simplifications, the efficiency of 
the converter may be considered a suitable magnitude to 
compare the switching losses of the devices under test. As the 
converter operates in CCM, the efficiency only points out the 
difference in the overall switching losses (turn-on plus turn-
off) between the different configurations,  but does not allow 
comparison between the turn-on and turn-off losses of the 
devices under test. 
The measured efficiency as a function of the switching 
frequency for the different configurations of the main switch 
in the boost converter operating in CCM at 600 W is given in 
Fig. 16. In this conduction mode, the JFET shows the best 
results in terms of efficiency at 100 kHz, followed by the 
IRF7455 cascode and the MTB75N03 cascode, mainly due to 
the difference in the turn-on energies described previously 
(the turn-off energies at 100 kHz are roughly the same). At 
200 kHz, the turn-off energies of the two different cascodes 
are slightly lower than those of the JFET, as can be 
appreciated in Fig. 15c. However, this difference is much 
smaller than the improvement in the turn-on energy of the 
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Fig. 14. Instantaneous switching power of the main switch at 100 kHz, 600 W and CCM in: a) Turn-on, and b) Turn-off. c) Switching energies. 
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Fig. 15. Instantaneous switching power of the main switch at 200 kHz, 600 W and CCM in: a) Turn-on, and b) Turn-off. c) Switching energies. 
 
 JFET with respect to both cascode configurations, which 
means that the total switching energy in the JFET presents 
the lowest value. This explains why the difference in 
efficiency is greater between the tested configurations for 
higher frequencies. All these results point to the single JFET 
as the best option in CCM in terms of efficiency. 
It should be noted that all the energy involved in the turn-
off when the converter is operating in CCM is totally 
dissipated, one part in the turn-off process itself and another 
part during the turn-on process. Although these results show 
the better overall switching behavior of the single JFET, the 
efficiency results do not allow us to distinguish between the 
two switching losses terms of the devices under test. In order 
to compare only one term of the switching losses directly and 
verify the theoretical conclusions drawn in Section II, the 
boost converter was tested in DCM. In this conduction mode, 
the turn-on losses can be eliminated by achieving Zero 
Voltage Switching (ZVS) in the main switch [17-19]. 
Moreover, as opposed to CCM, part of the energy involved in 
the turn-off (that stored in the device output capacitor) is 
recovered in this mode of operation. Therefore, the switching 
energies calculated in this case are not equivalent to 
switching losses. The differences in turn-off losses can hence 
be analyzed with more accuracy. 
IV.   DISCONTINUOUS CONDUCTION MODE OPERATION 
DCM operation was also employed in the boost converter 
to study the turn-off switching process of the main switch for 
two reasons. First, employing this conduction mode, ZVS can 
be achieved at turn-on of the main switch and hence turn-on 
losses can be neglected and only the turn-off losses of this 
switch have to be taken into account. Second, as the overall 
switching losses of the main switch are significantly reduced, 
the switching frequency can be increased, making the 
differences in the turn-off energies of the different 
configurations more noticeable in terms of efficiency. Only 
the single JFET and the IRF7455 cascode will be tested in 
this conduction mode. 
A.   Converter specifications and components. 
The specifications of the boost converter for this 
conduction mode are the same as in CCM (i.e. input and 
output voltages of 150 V and 400 V, respectively, and an 
output power of 600 W), with the exception of the frequency, 
which, as the overall switching losses are significantly 
reduced by achieving ZVS, was allowed to range from 100 
kHz up to 1 MHz. Note that the performance of the SiC 
Schottky diode is better than that of the Si Ultrafast diode, 
even if ZVS is achieved in the turn-on of the diode [19]. 
Accordingly, the SiC Schottky diode was also used in DCM. 
The components of the boost converter are also the same 
as in CCM, with the exception of the inductor. In this 
conduction mode, ZVS is achieved by discharging the output 
capacitance of the transistor completely before turning it on. 
Obviously, the equivalent output capacitance of the cascode 
and the JFET working alone are different because of the 
addition of the low-voltage MOSFET. Therefore, slight 
modifications were made in the value of the converter 
inductor (by changing the gap in the inductor) in order to 
achieve ZVS. 
To better understand this particular DCM operation, Fig. 
17 shows the gate and output voltage of the main switch and 
the inductor current of the boost converter for a switching 
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Fig. 17. Main waveforms of the boost converter at 1 MHz, 600 W and DCM 
for: a) IRF7455 cascode and b) JFET.for: a) IRF7455 cascode, and b) JFET. 
 
Fig. 16. Schematic design of the boost converter. 
 frequency of 1 MHz when using the single JFET and the 
cascode. It can be seen that the slightly negative current of 
the inductor is used to discharge the output capacitance of the 
main switch. This switch is turned on once its drain-source 
voltage has reached zero, thus achieving ZVS. As the JFET 
does not have a parasitic diode between the drain-source, a 
SiC diode (the same diode as used at the output of the boost 
converter) was placed in parallel with this device to drive the 
negative current once the output capacitor has been 
completely discharged. In the case of the cascode, an external 
diode is not needed as this current can flow through the 
parasitic diode of the low-voltage MOSFET and the channel 
of the JFET due to its normally-on structure. 
B.   Switching energies. 
In this particular DCM operation, ZVS is achieved in the 
turn-on of the main switch as previously described. Figure 18 
shows the instantaneous power and switching energies at turn-
on of the main switch when the boost converter operates at 600 
W, DCM and 1 MHz switching frequency. Both figures show 
the substantial difference between the single JFET and the 
IRF7455 cascode in terms of the switching energies in the turn-
off transition. This difference was not deduced in the 
theoretical analysis because no accessible data on the two 
devices (SJDP120R085 and IRF7544) can be obtained from 
their datasheets in order to determine a difference. Nonetheless, 
it was deduced that the delay imposed by Cdsm in the cascode 
configuration enables a better scenario at the coexistence of vdJ 
and idJ in this configuration, reducing the turn-off energies 
with respect to the JFET working alone. 
As stated at the end of Section III.D, it should be noted 
that not all the energy involved in the turn-off process is 
dissipated into the semiconductor devices during turn-off, 
neither in the cascode configuration nor in the case of the 
JFET working alone. A considerable part of this energy 
(95% of the total turn-off energy of the cascode 
configuration and about 70% of that energy in the case of the 
JFET working alone) is stored in parasitic capacitances and 
is eventually recovered in the turn-on process. 
Another important point to bear in mind is that the turn-
off switching energies for this conduction mode are higher 
than the same term of switching energy in the case of CCM 
even for the same output voltage and power processed by the 
converter. The reason for this is that the current ripple in the 
inductance is much higher in DCM than in the case of CCM 
for the same power. Comparatively speaking, when the main 
switch turns off in DCM, the current through it is therefore 
much higher than in CCM, leading to higher energies in this 
transition. 
C.   Efficiency results. 
This subsection presents the efficiency results for the 
single JFET and the IRF7455 cascode configuration in the 
boost converter operating in DCM at an output power of 600 
W. 
As previously described, although the inductor is the 
same in both configurations, slight modifications have to be 
made in the value of the inductance to achieve ZVS due to 
the different output capacitance of the single JFET and the 
IRF7455 cascode configuration. However, these variations 
are minimal and the losses in inductance can be considered 
the same for both configurations at the same switching 
frequency. Employing this simplification and the others 
described in the previous section (i.e. same capacitor losses, 
same output diode losses and same conduction losses in the 
devices under test for both configurations), the efficiency can 
be considered as a comparative way to assess the turn-off 
losses of the main switch when the converter operates in this 
particular DCM. 
The measured efficiency of the boost converter operating 
in DCM at an output power of 600 W for the two different 
configurations under test is given in Fig. 19. The turn-off 
losses at 100 kHz are practically identical in the case of the 
IRF7455 cascode and the JFET to those presented in Section 
III.C. Hence, the measured efficiency is almost the same at 
this frequency. As the switching frequency increases, 
however, slight differences in the turn-off energy of the main 
switch represent a large part of the switching losses, with the 
consequent major impact on efficiency. The graph shows an 
improvement of 0.5% in the case of the cascode at 400 kHz 
and 2% at 1 MHz, making this configuration the most 
suitable one for high switching frequencies in DCM when 
ZVS is achieved. 
 
                                    (a)                                                                (b) 
Fig. 18. Instantaneous switching power of the main switch at 1 MHz, 600 W 
and DCM in: a) Turn-off, b) Switching energies. 
 
 
Fig. 19. Efficiency of the boost converter in CCM and an output power of 600 
W. 
  
At low frequency, DCM presents a lower efficiency than 
CCM mainly due to the fact that the conduction losses in all 
the components are greater because of the higher current 
ripple, which leads to higher rms values. However, when the 
frequency increases and the switching losses become more 
substantial, DCM provides higher efficiency values. 
V.   CONCLUSIONS 
The switching performance of two of the most widespread 
solutions using SiC high-voltage devices (i.e. a SiC 
normally-on JFET and a SiC JFET/Si MOSFET cascode 
configuration) has been studied and compared in this paper. 
First, a theoretical analysis of the cascode configuration in 
both switching transitions has been presented. The main 
differences with respect to traditional normally-on JFET 
transitions have been highlighted in this study. Conclusions 
regarding both the transitions of cascode configuration and 
the influence of their components on its switching behavior 
have likewise been presented. To verify the theoretical 
results, a number of tests were carried out in CCM to obtain 
information on the performance in both switching transitions. 
The chosen topology to test the different configurations was a 
600-W boost converter due to its simplicity and low number 
of components, which reduce uncertainty in the 
measurements. 
The study carried out in this paper confirms that the 
overall switching losses of the JFET in CCM are lower, 
making it more suitable for operating in this mode in terms of 
overall converter efficiency. However, the lower turn-off 
losses of the cascode point to this device as the most 
appropriate one for DCM when ZVS is achieved at the turn-
on of the main switch. 
REFERENCES 
[1] J.A. Cooper, A. Agarwal, "SiC power-switching devices. The second 
electronics revolution?". Proceedings of the IEEE, vol. 90, n. 6, pp. 
956-968. June 2006. 
[2] A. Elasser, P. Chow, "Silicon carbide benefits and advantages for 
power electronics circuits and systems". Proceedings of the IEEE, vol. 
90, n. 6, pp. 969-986. June 2002. 
[3] J. Millán, "Wide band-gap power semiconductor devices". IET Circuits 
Devices and Systems, vol. 1, n. 5, pp. 372-379. 2007. 
[4] Application Note AN-SS1, “SiC Enhancement-Mode Junction Field 
Effect Transistor & Recommendations for Use”, SemiSouth. 
[5] K. Mino, S. Herold, J. W. Kolar, “A Gate Drive Circuit for Silicon 
Carbide JFET”, Industrial Electronics Society, Annual Conference of 
the IEEE, vol. 2, pp. 1162-1166, 2003. 
[6] S. Round, M. Heldwein, J. Kolar, I. Hofsajer, and P. Friedrichs, “A SiC 
JFET driver for a 5 kW, 150 kHz three-phase PWM converter”, 
Industry Applications Conference, IAS Annual Meeting, vol. 1, pp. 
410-416, 2005. 
[7] T. Friedli, S.D. Round, D. Hassler, J.W. Kolar, "Design and 
Performance of a 200-kHz All-SiC JFET Current DC-Link Back-to-
Back Converter". IEEE Transactions on Industry Applications, vol. 45, 
no. 5, pp. 1868-1878. Sept.-oct. 2009. 
[8] Lai Rixin, Wang Fei, R. Burgos, D. Boroyevich, Zhang Di, Ning Puqi, 
"A Shoot-Through Protection Scheme for Converters Built With SiC 
JFETs". IEEE Transactions on Industry Applications, vol. 46, no. 6, pp. 
2495-2500. Nov.-Dec. 2010. 
[9] C. Bernal, P.M. Gaudo, A. Gallego, A. Otin, J.M. Burdio, "Half-bridge 
resonant inverter for domestic induction heating based on silicon 
carbide technology". 2012 Twenty-Seventh Annual IEEE Applied 
Power Electronics Conference and Exposition (APEC), pp. 2218-2222. 
5-9 Feb. 2012. 
[10] A. Mihaila, F. Udrea, R. Azar, G. Brezeanu, “Analysis of static and 
dynamic behaviour of SiC and Si devices connected in cascode 
configuration”. Semiconductor Conference (CAS) 2001, vol. 2, pp. 
333-336, 2001. 
[11] Aggeler, D.; Biela, J.; Kolar, J.W., "Controllable dυ/dt behaviour of the 
SiC MOSFET/JFET cascode an alternative hard commutated switch for 
telecom applications," Applied Power Electronics Conference and 
Exposition (APEC), 2010 Twenty-Fifth Annual IEEE , vol., no., 
pp.1584,1590, 21-25 Feb. 2010 
[12] Huang, Xiucheng; Liu, Zhengyang; Li, Qiang; Lee, Fred.C., 
"Evaluation and application of 600V GaN HEMT in cascode structure," 
Applied Power Electronics Conference and Exposition (APEC), 2013 
Twenty-Eighth Annual IEEE , vol., no., pp.1279,1286, 17-21 March 
2013. 
[13] Pittini, R.; Zhe Zhang; Andersen, M.A.E., "SiC JFET cascode loss 
dependency on the MOSFET output capacitance and performance 
comparison with Trench IGBTs," Applied Power Electronics 
Conference and Exposition (APEC), 2013 Twenty-Eighth Annual IEEE 
, vol., no., pp.1287,1293, 17-21 March 2013. 
[14] Wu, Y.-F., "Paralleling high-speed GaN power HEMTs for quadrupled 
power output," Applied Power Electronics Conference and Exposition 
(APEC), 2013 Twenty-Eighth Annual IEEE , vol., no., pp.211,214, 17-
21 March 2013. 
[15] S.K. Singh, F. Guedon, R. McMahon, “Comparative switching 
behaviour of silicon transistors and practical silicon carbide 
transistors”. International Conference on Power Electronics and Drive 
Systems (PEDS) 2009, pp. 585-590, 2009. 
[16] Rodriguez, A.; Fernandez, M.; Vazquez, A.; Lamar, D.G.; Arias, M.; 
Sebastian, J., "Optimizing the efficiency of a dc-dc boost converter 
over 98% by using commercial SiC transistors with switching 
frequencies from 100 kHz to 1MHz," Applied Power Electronics 
Conference and Exposition (APEC), 2013 Twenty-Eighth Annual IEEE 
, vol., no., pp.641,648, 17-21 March 2013 
[17] Yifeng Wu; Jacob-Mitos, M.; Moore, M.L.; Heikman, S., "A 97.8% 
Efficient GaN HEMT Boost Converter With 300-W Output Power at 1 
MHz," Electron Device Letters, IEEE , vol.29, no.8, pp.824,826, Aug. 
2008 
[18] Zhang Junhong, Lai Jih-Sheng, Kim Rae-Young, Yu Wensong, “High-
power density design of a soft-switching high-power bidirectional dc-
dc converter”. IEEE Transactions on Power Electronics, vol. 22, issue 
4, pp. 1145-1153, 2007. 
[19] Daniel Costinett, Dragan Maksimovic, Regan Zane, Alberto Rodríguez, 
"Comparison of Reverse Recovery Behavior of Silicon and Wide Band 
Gap Diodes in High Frequency Power Converters", In Proc. IEEE 
Workshop Contr. Modl. (COMPEL)., june, 2013. 
 
 
Alberto Rodríguez-Alonso (S’07) was born in 
Oviedo, Spain, in 1981. He received the M.S. degree 
in telecommunication engineering in 2006 from the 
University of Oviedo, Gijón, Spain, and the Ph. D. 
degree in the same university in 2013.  
In 2006, he has been a Telecommunications Engineer 
with the Government of the Principality of Asturias 
and an Assistant Professor with the Department of 
Electrical Engineering, University of Oviedo. Since 
2007 he has been working in University of Oviedo at full time. 
His research interests are focused on multiple ports power supply systems, 
bidirectional DC-DC power converters and wide band gap semiconductors. 
 
 Diego G. Lamar (M’08) was born in Zaragoza, 
Spain, in 1974. He received the M.Sc. degree, and 
the Ph.D. degree in Electrical Engineering from the 
University of Oviedo, Spain, in 2003 and 2008, 
respectively. 
In 2003 and 2005 he became a Research Engineer 
and an Assistant Professor respectively at the 
University of Oviedo. Since September 2011, he 
has been an Associate Professor. 
His research interests are focused in switching-
mode power supplies, converter modelling, and 
power-factor-correction converters. 
 
Marcos Fernández Díaz (S'11) was born in Avilés, 
Spain, in 1986. He obtained the degree in 
Telecomunications Engineering in 2011 in the 
University of Oviedo, Gijón, Spain. 
He has been working in the Department of Electrical 
and Electronical Engineering, Computers and 
Systems, University of Oviedo, for the Power Supply 
System Group since 2011. His research interests 
include power factor corrector ac-dc converters for 
LED lighting. 
 
Manuel Arias Pérez de Azpeitia (M’10) was born in 
Oviedo, Spain, in 1980. He received the M. Sc. degree 
in electrical engineering from the University of 
Oviedo, Spain, in 2005 and the Ph. D. degree from the 
same university in 2010. 
Since February 2007 until June 2011, he  was an 
Assistant Professor of the Department of Electrical 
and Electronic Engineering, University of Oviedo. 
Since June 2011, he has been a researcher of Sistemas 
Electrónicos de Alimentación Group. His research 
interests include ac-dc and dc-dc converters, UPS and LED-based lighting. 
 
Marta M. Hernando (M’94-SM’11) was born in 
Gijón, Spain, in 1964. She received the M.S. and 
Ph.D. degrees in electrical engineering from the 
University of Oviedo, Gijón, Spain, in 1988 and 
1992, respectively. She is currently a Professor at 
the University of Oviedo. Her main interests 
include switching-mode power supplies and high-
power factor rectifiers. 
 
 
Javier Sebastián (M’87-SM’11) as born in Madrid, 
Spain, in 1958. He received the M.Sc. degree from 
the Polytechnic University of Madrid, and the Ph.D. 
degree from the University of Oviedo, Spain, in 
1981 and 1985, respectively. He was an Assistant 
Professor and an Associate Professor at both the 
Polytechnic University of Madrid and at the 
University of Oviedo, in Spain. Since 1992, he has 
been with the University of Oviedo, where he is 
currently a Professor. His research interests are 
switching-mode power supplies, modelling of dc-to-dc converters, low 
output voltage dc-to-dc converters, high power factor rectifiers, dc-to-dc 
converters for envelope tracking techniques and the use of wide bandgap 
semiconductors in power supplies.. 
